The memristor was first theorized as an electrical element, which provided the missing link between the charge and the flux. Due to the advantages of nano-scale size, multiple interconnected memristors have demonstrated unique overall characteristics, which are ideal for the utilization in neuromorphic systems. However, compared with the individual memristor circuit, a little work is explored about the overall behavior of the multiple memristive systems. In particular, the lack of a fault diagnosis approach for composite memristive network structures makes all the corresponding applications unstable and shaky. In this paper, the extraordinary properties of multiple memristor circuits are further investigated with comprehensive formula derivation and scientific computer simulations. Furthermore, a special feedback-control doublet generator is designed for implementing the fuzzy-based parametric fault diagnosis of multiple memristor circuits, which offers huge benefits in terms of accuracy and time consumption. Finally, the entire scheme is validated by an illustrative example.
I. INTRODUCTION
As early as year 1971, Professor Chua originally proposed the existence of memristor [1] in terms of the completeness of circuit theory. Although this was a fundamental contribution to circuit theory, there was only little attention to the memristive device for a long time. Until the first physical realization of TiO 2 memristor was reported in 2008 [2] by Hewlett-Packard Lab, the interest in this nano-scale element skyrocketed. As the fourth fundamental electronic element, memristor possesses numerous unique characteristics such as nonvolatility, nano-scale geometries, nonlinearity and variable conductivity [3] , [4] which make memristive system a powerful candidate in many potential applications, including artificial neural networks [5] , signal processing [6] , computational circuits and systems [7] , nonlinear system [8] , high-density resistive random access memory [9] , etc.
When multiple memristors are connected to each other, the composite behavior of the composite circuits becomes challenging and is difficult to predict on account of the polarity-dependent property and initial state of the individual memristors. Published literatures [10] , [11] explored the composite behavior of the parallel and serial connections of memristors based on the simplest circuit topology, i.e., two memristors connected in series/parallel configuration. Meanwhile, the concepts of transient state and steady state of multiple memristor circuits are first introduced. Later, Vourkas and Sirakoulis discussed the extraordinary features of complex memristive networks and considered that the composite memristive network structures are effective in computational systems [12] . Nevertheless, the memristor model described in this paper is too complicated to be easily used in numerical and mathematical analysis, the entire descriptive procedure is in lack of general mathematical formulas support. And the study of the behavior of composite memristive networks is mainly focused on the relationships between the device parameters and variables. Thus, this paper further investigates the composite behavior of the memristive network compositions, i.e. memristive combinations which are structured by a more practical memristor model. In particular, based on the acquired behavior of multiple memristor circuits, the memristance transformation rule and relevant time estimation method are presented, which is of great importance for parametric fault diagnosis of multiple memristor circuits.
Fault diagnosis of practical circuits is a significant issue in the design and testing of electronic devices. In general, fault diagnosis contains detecting faulty circuits, identification of faulty elements and determination of their parameters [13] - [15] . Up to now, special attention has been devoted into soft fault diagnosis. Generally, a soft fault occurs if a device parameter is slightly drifted from its tolerance range. For analog circuits and systems, soft fault diagnosis is difficult and complex on account of the tolerance effect and circuit nonlinearity. To overcome these issues, many emerging diagnosis methods have been developed, for instance the diagnosis method integrated with neural network [16] , [17] , the slope-based modeling method [18] , [19] , and fuzzy analysis method [20] , [21] . Notably, there has not yet been any open published literature which is available for fault diagnosis of multiple memristor circuits, although the effectiveness of the nano-scale combination circuits have been proved in numerous fields, especially suitable for implementing artificial synapses [22] - [24] . Based on these, a novel parametric fault diagnosis method for multiple memristor systems is presented in this paper. Specifically, the memristance limit values are chosen as the target parameters. According to the special nature of the memristive devices and superiority of control algorithms [25] , [26] , a particular doublet generator is designed, which could make the entire diagnosis process easier and more convenient.
The rest of the paper is organized as follows, section II describes the TiO 2 -based memristor and its basic properties with formula derivation. Section III discusses series and parallel configurations of memristive networks with n memristors, and several computer simulations of series, parallel and series and parallel connections of memristors are presented. Section IV gives the basic diagnosis strategy and method for parametric fault of the multiple memristor circuits. A specific example is given in Section V to demonstrate the effectiveness of the proposed method. Finally, Section VI concludes the work.
II. MEMRISTOR BASICS
Memristor is one of the greatest discoveries in science instead of an invention. Exactly, all two-terminal nonvolatile memory elements which are based on the resistanceswitching phenomenon are defined as memristors, in spite of the material selection and internal mechanism [1] , [2] . As one of the most well-known simple physical models, the Hewlett Packard (HP) memristor is composed of a thin titanium dioxide (TiO 2 ) double-layer sandwiched between a pair of platinum electrodes. Particularly, one of the TiO 2 layers is defined as an oxygen-deficient doped region with high conductivity. Then, the other layer is named as undoped region with insulating properties. When the current passes through the device in a given direction, the doping front between the two layers is moving in the same direction. The overall resistance can be calculated by the sum of resistances of doped and undoped regions, which can be expressed as
where R on and R off denote the lowest resistance and highest resistance, respectively. The ratio between the width of the doped region w(t) and the total width D is the internal state variable, and its dynamic function is described by
where µ v is the dopant mobility with value of 10 −14 m 2 s −1 V −1 , approximately. The f p (x) is the so-called window function which can be used to model the inevitable nonlinear ionic drift near the boundaries of nano-scale devices. So far, many reasonable window functions have been presented, such as the Biolek [4] , Corinto [27] and Prodromakis functions [27] . In this paper, the window function is chosen as f p (x) = 4x −4x 2 which is a special case of Joglekar function with the control coefficient p = 1. According to the published literature [22] , [23] , as the integer p increases, the memristor model tends to the linear model. Contrarily, as the number p becomes smaller, the nonlinearity increases and the memristor model is closer to a practical one.
In addition, we may use mathematic approaches to estimate the relevant time. Thereby the memristance mathematical expression can be rewritten as [28] 
where
Furthermore, relevant time of memristance variation in this model can be computed under different stimulus. Specifically, the change rate of memristor can be obtained based on (1)
where a = 4k/− R, b = R on + R off and c = −R on · R off . From (4), assuming that memristance from initial value M (0) to the objective value M Obj will take t = T under current i(t), we can get
Setting the initial electric charge q(0) = 0, the total charge variation can be calculated by
) (6) here, the participation of the compensation factor ε is used to make (6) established in any case. Notably, when the initial value M (0) and the objective value M Obj are not equal to the memristance limit values, the compensation factor ε = 0. Otherwise, ε is a constant close to zero. In particular, when the input stimulus is DC current I , the switching time (
Similarity, when the input stimulus is voltage V (t), based on Ohm's law, the (4) can be rewritten by
Then, the total flux variation can be obtained by
Assuming that the input signal is a constant voltage V , the switching time
III. COMPOSITE BEHAVIOR OF CIRCUITS COMPRISING MEMRISTORS CONNECTED IN SERIAL AND PARALLEL CONFIGURATION
In this section, the composite memristive characteristics of multiple memristor series and parallel circuits are investigated. On account of the polarity-dependent property of the individual memristive elements, the circuits containing only memristors may work in complex way. Based on this, we demonstrate the unique features of multiple memristor series and parallel circuits with the same or opposite polarities.
A. MULTIPLE MEMRISTORS CONNECTED IN SERIES
According to the nonlinear behavior of the single memristive device, we assume that n memristors M i (i = 1, 2, 3, . . . , n) are connected in serial configuration (as shown in Fig. 1(a) ) with the initial conditions M i (0), ϕ i (0), q i (0). And the corresponding memristance, flux and charge of the series circuit are denoted by M , ϕ(t) and q(t), respectively. Because the flux is computed by the integration of the common current across the memristors in serial circuit, i.e., the mathematical relationship
The flux ϕ i (t) through memristor M i can be written as a function of charge q i (t).
where η i = ±1 is the polarity coefficient. Generally, if a memristor is placed in a given reference direction, η = +1; otherwise, η = −1. From (6), the charge thresholds can be computed as below. Specifically, when η = +1, the limit charge values are denoted by
It is noted that composite flux of the serial memristor circuit can be described as ϕ Sum = n i ϕ i . Furthermore, the composite memristance can be calculated by
B. MULTIPLE MEMRISTORS CONNECTED IN PARALLEL
Analogously, since the memristors connected in parallel share a common voltage (as shown in Fig. 1 (b)), rearranging (11), we can get
Then, the mathematical expression for charge q i (t) can be gotten by
where From (9), the value of ϕ min i and ϕ max i for positive and negative polarity can be calculated. In detail, when η = +1, the limit flux values are denoted by
Note that the composite charge of parallel memristor circuit can be gotten by q Sum = n i q i . Thus, we obtain the composite memristance as
C. MULTIPLE MEMRISTOR COMBINATIONAL CIRCUITS WITH SERIES AND PARALLEL BRANCHES
Based on the aforementioned mathematical derivation, relevant expressions of serial or parallel circuits comprising different numbers of individual memristors can be obtained. In this section, the combinational circuit topologies composed of several memristor series branches and parallel branches are summarized by a generalized concept (see Fig. 2 ) proposed in literature [12] . For simplicity, the single memristor is named as the first level for the construction of composite memristive devices. Second level compositions can be achieved by n first level elements connected in series or parallel, and the highest-level compositions are constructed by n second level components in the same principle. Here, we set the memristance limit value of first level compositions is R oni and R offi , respectively. Then, the total memristance of the second level compositions can be computed by
Similarity, the memristance range of the third level elements can be gotten by
Note that the memristance intervals demonstrated in (16) and (17) are associated with the internal parameters and number of interconnected memristive devices. Fig. 3 demonstrates a series of computer simulations based on three kinds of multiple memristor circuits (see Fig. 3(a) ), i.e., serial circuit configuration, parallel circuit configuration and serial-parallel circuit configuration, respectively. Note that these three circuits are made up of eight first level elements with the same or opposite polarity actually. Specifically, the circuit response, memristance variation trend and relevant time for achieving stable state can be obtained clearly under different circuit topologies. We assume that, when all interconnected first level memristors have been guaranteed in a steady state, the separate time is denoted by a set T = {T 1 , T 2 , . . . T i }. Generally, the elements in set T are varied due to the different memristor initial states and polarities. Understandably, the total time for the entire circuit construction tending towards stability can be illustrated by the maximum element in set T . For example, from Fig. 3(b3) , when a DC current applied into the multiple memristor serial circuit, the memristor M 1 spends the longest time T 1 (approximately 0.41ms) to approach stability, which means T 1 is also the stabilizing time of the whole serial circuit. Identically, Fig. 3(c3) shows that the stabilizing time of the multiple memristor parallel circuit equals about 3.65s (exactly the time memristor M 2 takes). By contrast, observing Fig. 3(c1) , the equivalent current passing through the parallel construction seemingly reaches to a stable value when t = 0.7s which is far smaller than 3.65s. The main cause of this phenomenon, in which the given multiple memristor circuit possesses two completely different stabilizing times, is that after t = 0.7s the branch current flowing through the ever-changing memristive device M 2 is so small that it has negligible impact on the composite current of the parallel system. It is worth noting that the sufficiently high-precision current measuring instruments can eliminate this phenomenon effectively. By comparing these three different circuit topologies, it is therefore evident that any multiple memristor circuit under a fixed stimulus will finally reach a steady-state situation, where the resistance of memristors with the polarities η i = +1 will be close to its lowest value, and the resistance of memristors with the polarities η i = −1 will increase to its highest value, specifically. And this equilibrium state could not be maintained any longer once the applied electrical signal works in the opposite direction.
IV. MEMRISTOR COMPOSITE CIRCUITS SOFT FAULT DIAGNOSIS USING FUZZY CONCEPT
In this section, an appropriate soft fault diagnosis approach for multiple memristor circuits is proposed by using both sensitivity analysis and fuzzy set theory, which can be used to find out the faulty memristor within a relatively short time.
A. A DOUBLET GENERATOR DESIGN BASED ON FEEDBACK CONTROL
Notably, the soft fault involved in this paper concentrates on the parametric fault. Here, we choose the memristance limit values as the main parameters for memristor combinational circuits parametric fault diagnosis. That is, if a significant drift phenomenon on R on or R off is observed, but does not lead to any topological changes, which means the memristive element is in a parametric faulty state. Thus, a bidirectional testing stimulus (corresponding to R on and R off respectively) is required in parametric fault diagnosis of multiple memristor system. In this subsection, a feedback-control doublet generator with elaboration is designed as below.
In Fig. 4(a) , the whole system is composed of three subsections, where the leftmost sub-circuit is a fundamental doublet generator [29] , the central section provides the memristor composite circuit, and the remaining section is the so-called feedback control part. Especially, the switching pulses PA and PB are used to control all six switches in the entire system. Moreover, these six switches are further divided into two groups (S1, S2, S5 are corresponding to PA and S3, S4, S6 are corresponding to PB), and each switch in a common group operates concurrently. Specifically, when the switching pulse PA (PB) is in a high level, the switches S1, S2 and S5 (S3, S4 and S6) of one group are turned on concurrently. Otherwise, when the switching pulse is in a low state, the corresponding switches are turned off in the same time. Furthermore, the states of PA and PB are determined by the output feedbacks PA Fdb and PB Fdb in the yellow block diagram. For instance, if PA Fdb = 1(or 0) at some point, the relevant state of switching pulse is maintained at a high (or low) level simultaneously. Notably, the available composite voltage of the multiple memristor circuit is represented as the input signal of the feedback control section. And the continuous voltage values are collected and applied into the exclusive-or (XOR) operation module, which is performed to judge whether the target circuit is in a steady state. Throughout the entire process, we set the switching pulse PA at a high level, while PB is at a low state firstly. With this switch configuration, the positive input current Is is fed from node A to node B. During the first labile phase, any two continuous voltage values V (τ ) and V (τ −1) are different, the result of the XOR is 1, then the output feedback PA Fdb = 1, which means the switching pulse PA is controlled and kept in a high level, while it is reverse in PB Fdb and PB. Soon after that, once the steady state of the target circuit is achieved, the result of the exclusive-or operation equals to 0. At this time, the state of the output feedback PA Fdb changes to 0, while the state of PB Fdb is turned from 0 into 1, which leads the switching pulses PA and PB into 0 and 1, respectively. At this moment, the current is fed from the opposite direction with a negative doublet automatically, and the target circuit enters into the second unstable phase. When the result of the exclusive-or operation returns to 0, the switching pulses PA and PB restore to their initial states. According to this principle, a novel double generator with sign automatic transformation function based on the state of the target circuit is realized. Notably, the corresponding relationship between the states of feedbacks, switching pulses, and memristor parameters is collect in TABLE 1.
From TABLE 1, if the parametric fault occurs to a memristor with positive polarity and its memristance parameter R on (R off ) is drifted from its tolerance range, a positive (negative) testing input signal is necessary. While if the fault occurs to a memristor with opposite polarity, the memristor parameter R on and R off are corresponding to negative and positive input signal, respectively.
As a result, the testing current passing through the composite memristor circuit is carried out in PSPICE as exhibited in Fig. 4(b) , in which the time slices t 1 and t 2 are the stabilizing time for the first and second time respectively. And the input pulses of amplitude 2.8mA is used for the simulations. Notably, each internal memristor possesses two limit memristances, so the testing process requires t 1 + t 2 at most, namely, after the target circuit reaches the stable state for the second time. And usually, the value of t 1 is different from that of t 2 due to the varied memristor initial states. And the red solid points N 1 and N 2 are set as testing time points in parametric fault diagnosis, which could make the entire diagnosis process more high-efficiency and timesaving. In addition, the utilization of doublet mitigates the undesirable memristance drift phenomenon on account of the charge (flux) accumulation of the input stimuluses [29] .
B. FUZZY EXPRESSION OF FAULTY DIAGNOSIS
Based on the fuzzy concept, this sub-section mainly describes the basic theory on the presented faulty diagnosis approach. 
Then, the membership function for fault state F i is defined as the integration of each membership function, which could be written as
Therefore, each fault state in the fault set F can be expressed by an integration function like (18) . Namely, according to the measured voltage values U g of the test node set A, the fault diagnosis of multinode could be utilized to confirm which fault state the current state of the target circuit belongs to. Mathematically, based upon the maximum degree of membership criterion, if
. . , u Fn (u g )}, we can consider that the current state of the target circuit is under the fault state F i .
C. SPECIFIC DIAGNOSIS STRATEGY AND METHOD
Due to the specificity of the fault diagnosis for multiple memristor circuits, further operations cannot be performed until the target circuit is in steady state. So, we assume that the subsequent diagnosis strategy and method in the following sections relied on the assumption that the entire system is in the stable state.
As mentioned in the open published literature [18] , [20] , [21] , [30] , the law of the invariance of the node-voltage sensitivity ratio could be used as fault character to diagnosis parametric fault. Based on this, we suppose M X is a memristor in the target circuit. From the demonstration in [30] , for any two test nodes A i and A j (i, j ∈ [1, m]), the relationship between the M X , V i and V j can be written as
where the parameter α i , β i , α j , β j , λ and δ are not relevant to M X but determined by the input stimulus and the topological structure of the multiple memristor circuits. Thus, we can get the node-voltage sensitivity S
can be calculated as
Notably, the calculation from (21) is not related with M X . Then, for the test node set A, we can get a serial of ratios for memristor M X . And choosing S V 1 M X as the normalization factor, the result after normalization can be written as
Generally, the node-voltage sensitivity is difficult to measure from the target memristor circuits. On the contrary, the node voltage can be obtained directly and easily. From (20) , the inverse function can be computed as
According to (22) and (23), node voltages for all test nodes can be measured and the normalized node-voltage ratios can be calculated after testing on the target circuit.
Furthermore, suppose the test node A 1 is the normalization factor. When the target circuit is under fault state F i , the nominal node-voltage sensitivity ratios can be calculated as
which may be not exactly equal to the real value due to the tolerance effect. Hence, each test node possesses an independent membership function and the integration function can be acquired for each fault state in fault set. It is worth noting that the comparison between the nominal voltage and measured value is relied on subtraction. Nevertheless, from (22) , the comparison is based on division for node-voltage sensitivity ratio. As a result, the napierian logarithm is participated to change division into subtraction and we can get the expression
) as the membership function, the nominal logarithm sensitivity ratio can be parameter r. Using fixed width approach [21] , suppose the measured value is N times larger than the nominal value, the similarity between the fault state and current state is sim, we can obtain
Finally, combining the calculated normalized node-voltage sensitivity ratios and the similarity degree for each fault state, the parametric fault for memristor combination circuits can be diagnosed.
V. A CONCRETE EXAMPLE
In this part, a specific example is demonstrated to verify effectiveness of the presented parametric fault diagnosis method. The practical circuit topology consists of six memristors connected in series-parallel configuration as shown in Fig. 5 . For convenience, we assume the memristor M 1 , M 2 , M 3 , M 4 M 5 and M 6 are identical elements. And the parameter settings are shown as below, where the limit memristances R on = 100 , R off = 16K , the candidate test nodes are V 1 , V 2 and V 3 (the red solid points in Fig. 5 ) respectively, the input current has the form as I (s) = 1 0. According to the Kirchhoff's law, the node-voltage equation of the target circuit can be obtained by
Considering the memristor M 1 , once the target memristor circuit is in the steady state (the stabilizing time T ≤ 2.99e −3 ) for the first time, the state of the memristors is changed. And the specific values are collected in TABLE 2 Moreover, the corresponding node-voltage equation is written as Solving (26), we can get
Then, the node-voltage sensitivities in regard to the memristor M 1 are
Thus, the sensitivity ratios can be computed by
∂V 2 ∂M 1 :
where ∂V 1 /∂M 1 is the normalization factor. Then, the parametric fault character for M 1 can be calculated by (ln |0.4984| , ln |0.997|) = (−0.6964, −0.003). From (27) , the inverse function can be obtained and the corresponding relationship between node voltage and the nodevoltage sensitivity with respect to M 1 can be calculated by
Next, the character for parametric fault of memristor M 1 is
Finally, the integration function for memristor M 1 can be written as
where k = −4.792.
In the same way, the integration functions of parametric faults for the rest of memristive devices can be obtained by Assume that the parametric fault occurs to memristor M 1 and its minimum memristance changes from R on = 100 to an uncertain value R on . After a computable time T ≈ 2.99e −3 , the entire system is in a temporary steady state and the memristor keeps in M 1 = R on . Here, we suppose the R on = {60 , 150 , 200 , 500 , 5K , 10K }, and the corresponding results are exhibited in Fig. 6 . Notably, the black solid line denotes the maximum degree of memristor M 1 under different R on . While the colored dotted lines are the curves of maximum degree for other memristors (M 2 -M 6 ). From Fig. 6 , as the rangeability of R on increases, the difference between the maximum degree of M 1 and other nano-scale elements is closer to 1. According to maximum degree of membership criterion, M 1 is the problematic circuit element.
It is important to note that a memristor possesses two memristance parameters, if the parametric fault occurs to memristor M 1 and its maximum memristance changes from R off = 16K to an uncertain value R off , the sign of the input current should turn positive into negative, i.e., we should guarantee the entire system is in the steady state again.
VI. CONCLUSIONS AND DISCUSSIONS
The multiple memristor circuits have been extensively applied into biological sciences and electrical engineering as a potential candidate to compactly implement synaptic function in neural networks. This work investigates the composite characteristics of the multiple memristor circuit topologies synthesized by a more practical memristor model. According to the comprehensive formula derivation and computer simulations, we can conclude that the entire memristive system will eventually reach a stable state when the input stimulus is a fixed-direction current or voltage source. And the memristance transformation rule of the internal connected memristors can be summarized as follows. When the sign of input stimulus is positive, the resistance values of individual memristors with the positive polarities will reach to their minimum memristances, while the resistance values of the internal memristors with the opposite polarities will reach to their maximum memristances. Conversely, when the sign of input stimulus is negative, the final memristances of internal memristors with positive and negative polarities are their maximum and minimum resistance values respectively. Especially, the corresponding stabilizing time can be estimated if the specific form of the stimulus is given.
Moreover, a neotype method for parametric fault diagnosis of multiple memristor circuits is proposed. It is noted that a memristive device possesses two limit memristances (i.e., R on and R off ). Thus, a special feedback-control doublet generator is designed when we select the limit memristance as the main parameter in fault diagnosis. Meanwhile, the utilization of the doublet mitigates the undesirable memristance drift problem due to flux (or charge) accumulation of input signals and makes the final diagnosis result more accurate. Furthermore, integrating the sensitivity method and fuzzy analysis method into fault diagnosis approach makes the whole diagnosis effect increased. Additionally, the proposed scheme is also a promising candidate for parametric fault diagnosis of large-scale analog circuits composed of memristive elements and other linear circuit elements.
